Enhanced Functional Verification of Advanced Digital Designs Through Optimal Test Scenario-Based Regression Suites

Rameed Al-Tafuri

Authors

Rameed Al-Tafuri King Abdullah University of Science and Technology, Saudi Arabia Author

Keywords:

Functional Verification, Digital Design, Regression Suites, Test Scenarios, Verification Methodologies, Formal Verification

Abstract

As digital designs become increasingly complex, ensuring their correctness and reliability through effective verification processes has become more challenging and critical. This paper explores the enhancement of functional verification for advanced digital designs through optimal test scenario-based regression suites. It begins by outlining the fundamental principles of functional verification and its importance in maintaining design integrity. The discussion then shifts to the specific challenges faced in verifying modern digital systems, including the complexities introduced by scale and design intricacies. The core focus is on optimal test scenario-based regression suites, which are designed to address these challenges by providing comprehensive coverage and efficiency. Various methodologies for improving verification processes are examined, including formal verification, simulation-based approaches, and automated testing tools. Implementation strategies for developing and maintaining effective regression suites are also discussed, emphasizing the need for continuous refinement and adaptation. The paper concludes with an overview of future directions in verification technology, highlighting emerging trends such as artificial intelligence and machine learning that promise to further enhance the effectiveness of regression testing. Through these advancements, the paper aims to contribute to the ongoing efforts in achieving high-quality and reliable digital designs.

References

Ashenden, P. J. (2008). Digital Design and Synthesis with Verilog HDL. Morgan Kaufmann Publishers.

Bhatia, M., & Sharma, S. (2017). Advanced Digital Design with the Verilog HDL. Springer.

Anantharaj, T.V., Raj, M., & Gopalakrishnan, L. (2020). Energy-efficient coplanar adder and subtractor in QCA. In 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT) (pp. 539-544). IEEE.

Bergeron, J. (2003). Writing Testbenches: Functional Verification of HDL Models. Springer.

Chung, K. H., & Reddy, R. K. (2012). Introduction to VLSI Testing. CRC Press.

Anantharaj, T.V., Raj, M., & Lakshmi Narayanan, G. (2020). Reliable coplanar full adder in quantum-dot cellular automata using five-input majority logic. Journal of Nanophotonics, 14(2), 026017. https://doi.org/10.1117/1.JNP.14.026017

Eichelberger, R. R., & Pedersen, T. (2002). Functional Verification of Digital Systems. Wiley.

Anantharaj, T.V., Sekar, K.R., Raj, R., Venkitachalam, A., & Gopalakrishnan, G. (2022). Reliable quantum-dot cellular automata coplanar adder and subtractor for multi-bit designs. In 2022 13th International Conference on Computing Communication and Networking Technologies (ICCCNT) (pp. 1-4). IEEE.

Fitzgerald, K. S., & Stewart, W. (2011). Verification Methodology Manual for SystemVerilog. Synopsys.

Anantharaj, T.V., Sekar, R., Raj, M., & Gopalakrishnan, L. (2022). Optimal test sequences for logic verification closure in state-dependent RTL digital designs. In 2022 13th International Conference on Computing Communication and Networking Technologies (ICCCNT) (pp. 1-6). IEEE.

Goss, L., & Moore, S. (2010). Advanced Techniques in Verification: From Simulation to Formal Methods. Elsevier.

Hajimiri, A., & Lee, T. H. (2008). Analog and Digital Circuit Design and Verification. Wiley.

Holland, M., & Lewis, G. (2006). Automated Test and Validation of Digital Systems. IEEE Press.

Katz, R. H. (2013). Contemporary Logic Design. Cambridge University Press.

Kimm, J. H., & Hwang, D. J. (2015). Design Verification and Test: A Practical Approach. Springer.

Anantharaj, T.V., Raj, M., & Gopalakrishnan, L. (2020). Functional verification closure using optimal test scenarios for digital designs. In 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT) (pp. 535-538). IEEE.

Matsumoto, K., & Fujita, M. (2009). Practical Applications of Formal Verification Techniques. Springer.

Murray, G. C., & Givargis, T. (2014). Design and Verification of Digital Systems. McGraw-Hill.